


FIG.1











FIG.5






FIG.6




FIG.7






FIG.8







1. C. HORNGEN et al Page 10 of 21

FIG. 10

CH2	CH1	СНО	DAR				A/D conversion
			A 3	A2	A1	A0	A/D CONVENSION
0	0	0	0	0	0	0	ANO Input Conversion
0	0	1	0	0	1	0	AN1 Input Conversion
0	1	0	0	1	0	0	AN2 Input Conversion
0	1	1	0	1	1	0	AN3 Input Conversion
1	0	0	1	0	0	0 -	AN4 Input Conversion
1	. 0	1	1	0	1_	0	AN5 Input Conversion
1	1	0	1	1	0	0	AN6 Input Conversion
1	1	1	1	1	1	0	AN7 Input Conversion

FIG. 11






FIG. 12



HI et al Page 13 of 21

FIG.13






FIG.14








FIG. 15














FIG.20




FIG.21 _ 1C 21C FRT ICRO ICR1 ICR2 ICR3 FTI0 FTI3 BUS TCNT DATA, ADDRESS ICI-EIT1~EIT0 10-Interrupt Controller DAR DTC SAR 5. RAM 2-CPU